| Customization: | Available |
|---|---|
| Conductive Type: | Bipolar Integrated Circuit |
| Integration: | GSI |
|
Still deciding? Get samples of US$ 0.2/Piece
Order Sample
|
| Shipping Cost: | Contact the supplier about freight and estimated delivery time. |
|---|
| Payment Methods: |
|
|---|---|
| Support payments in USD |
| Secure payments: | Every payment you make on Made-in-China.com is protected by the platform. |
|---|
| Refund policy: | Claim a refund if your order doesn't ship, is missing, or arrives with product issues. |
|---|
Suppliers with verified business licenses
Audited Supplier Audited by an independent third-party inspection agency
SN74LVC1G74DCUR : IC FF D-TYPE SNGL 1BIT 8VSSOP
Mfr. Part#: SN74LVC1G74DCUR
Datasheet: 
(e-mail or chat us for PDF file)
ROHS Status:
Quality: 100% Original
Warranty: ONE YEAR
| Logic Type: | Monostable Multivibrator |
| Logic Family: | LVC |
| Number of Circuits: | 1 Circuit |
| Output Type: | Differential |
| Package / Case: | VSSOP-8 |
| Input Type: | CMOS, TTL |
| Propagation Delay Time: | 1.6 ns |
| High Level Output Current: | - 32 mA |
| Low Level Output Current: | 32 mA |
| Supply Voltage - Min: | 1.65 V |
| Supply Voltage - Max: | 5.5 V |
| Mounting Style: | SMD/SMT |
| Minimum Operating Temperature: | - 40 C |
| Maximum Operating Temperature: | + 125 C |
| Packaging: | Reel |
| Packaging: | Cut Tape |
| Product Type: | Flip Flops |
| Series: | SN74LVC1G74 |
| Factory Pack Quantity: | 3000 |
| Subcategory: | Logic ICs |
| Unit Weight: | 0.001058 oz |
This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. A low level at the preset ( PRE) or clear ( CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
APPLICATION
• Servers • LED displays • Network switch • Telecom infrastructure • Motor drivers • I/O expanders
Certificates
Product Packing details
Why choosing us
Notice:
){kind=link}