| Customization: | Available |
|---|---|
| Conductive Type: | Unipolar Integrated Circuit |
| Integration: | LSI |
Suppliers with verified business licenses
Audited Supplier Audited by an independent third-party inspection agency
NE555DR: Standard Timer Single 8-Pin SOIC T/R
Package: SOIC-8
Mfr. Part#: NE555DR
Mfr.:TI
Datasheet: 
(e-mail or chat us for PDF file)
ROHS Status:
Quality: 100% Original
Warranty: 180 days
| Type: | Standard | |
| Number of Internal Timers: | 1 Timer | |
| Supply Voltage - Max: | 16 V | |
| Supply Voltage - Min: | 4.5 V | |
| Minimum Operating Temperature: | 0 C | |
| Maximum Operating Temperature: | + 70 C | |
| Mounting Style: | SMD/SMT | |
| Package / Case: | SOIC-8 | |
| Packaging: | Reel | |
| Packaging: | Cut Tape | |
| Packaging: | MouseReel | |
| Brand: | Texas Instruments | |
| Height: | 1.58 mm | |
| High Level Output Current: | 200 mA | |
| Length: | 4.9 mm | |
| Low Level Output Current: | - 200 mA | |
| Operating Supply Current: | 2 mA | |
| Product Type: | Timers & Support Products | |
| Factory Pack Quantity: | 5000 | |
| Subcategory: | Clock & Timer ICs | |
| Width: | 3.91 mm | |
| Unit Weight: | 0.002575 oz |
These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or mono-stable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the a-stable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.
The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.
Why choosing us
Notice:
){kind=link}