IC FIXED POINT DSP TMS320VC5509AZHH

• Customization: Available
• Conductive Type: Unipolar Integrated Circuit
• Integration: LSI
• Model NO.: TMS320VC5509AZHH
• Technics: Thick Film IC
• MFG.: TI
• D/C: 17+
• Package: BGA-179
• Quality: Genuine New Original
• shape: SMD
• Transport Package: Box
• Origin: China
• HS Code: 8542390000
• Production Capacity: 1000000PCS

Product Description

Description

TMS320VC5509AZHH: DSP Fixed-Point 32-Bit 200MHz 400MIPS 179-Pin BGA MICROSTAR

Package: BGA-179

Mfr. Part#: TMS320VC5509AZHH

Mfr.: TI

Datasheet: (e-mail or chat us for PDF file)

ROHS Status: 

Quality: 100% Original

Warranty: 180 days
 

Mounting Style:	SMD/SMT
Package / Case:	BGA-179 Microstar
Core:	C55x
Maximum Clock Frequency:	200 MHz
Program Memory Size:	64 kB
Data RAM Size:	128 kB
Operating Supply Voltage:	1.6 V
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 85 C
Packaging:	Tray
Brand:	Texas Instruments
Data Bus Width:	32 bit
Development Kit:	TMDSDSK5509
I/O Voltage:	3.3 V
Instruction Type:	Fixed Point
Moisture Sensitive:	Yes
Product Type:	DSP - Digital Signal Processors & Controllers
Factory Pack Quantity:	160
Subcategory:	Embedded Processors & Controllers
Part # Aliases:	C5509ZOOME1C2103DR VC55GPSZHH
Unit Weight:	0.011916 oz

 

The TMS320VC5509A fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP generation CPU processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit × 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions and the 10-bit A/D provide sufficient pins for status, interrupts, and bit I/O for LCDs, keyboards, and media interfaces. The parallel interface operates in two modes, either as a slave to a microcontroller using the HPI port or as a parallel media interface using the asynchronous EMIF. Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals and three McBSPs.

The 5509A peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM. Additional peripherals include Universal Serial Bus (USB), real-time clock, watchdog timer, and I²C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs) provide glueless interface to a variety of industry-standard serial devices, and multichannel communication with up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallel interface used to provide host processor access to 32K bytes of internal memory on the 5509A. The HPI can be configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety of host processors. The DMA controller provides data movement for six independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers, up to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generation are also included.

 

Key Features

• High-Performance, Low-Power, Fixed-Point TMS320C55™ Digital Signal Processor
  • 9.26-, 6.95-, 5-ns Instruction Cycle Time
  • 108-, 144-, 200-MHz Clock Rate
  • One/Two Instruction(s) Executed per Cycle
  • Dual Multipliers [Up to 400 Million Multiply-Accumulates per Second (MMACS)]
  • Two Arithmetic/Logic Units (ALUs)
  • Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
• 128K × 16-Bit On-Chip RAM, Composed of:
  • 64K Bytes of Dual-Access RAM (DARAM) 8 Blocks of 4K × 16-Bit
  • 192K Bytes of Single-Access RAM (SARAM) 24 Blocks of 4K × 16-Bit
• 64K Bytes of One-Wait-State On-Chip ROM (32K × 16-Bit)
• 8M × 16-Bit Maximum Addressable External Memory Space (Synchronous DRAM)
• 16-Bit External Parallel Bus Memory Supporting Either:
  • External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
    • Asynchronous Static RAM (SRAM)
    • Asynchronous EPROM
    • Synchronous DRAM (SDRAM)
  • 16-Bit Parallel Enhanced Host-Port Interface (EHPI) With GPIO Capabilities
• Programmable Low-Power Control of Six Device Functional Domains
• On-Chip Scan-Based Emulation Logic
• On-Chip Peripherals
  • Two 20-Bit Timers
  • Watchdog Timer
  • Six-Channel Direct Memory Access (DMA) Controller
  • Three Serial Ports Supporting a Combination of:
    • Up to 3 Multichannel Buffered Serial Ports (McBSPs)
    • Up to 2 MultiMedia/Secure Digital CardInterfaces
  • Programmable Phase-Locked Loop Clock Generator
  • Seven (LQFP) or Eight (BGA) General-Purpose I/O (GPIO) Pins and a General- Purpose Output Pin (XF)
  • USB Full-Speed (12 Mbps) Slave Port Supporting Bulk, Interrupt and Isochronous Transfers
  • Inter-Integrated Circuit (I²C) Multi-Master and Slave Interface
  • Real-Time Clock (RTC) With Crystal Input, Separate Clock Domain, Separate Power Supply
  • 4-Channel (BGA) or 2-Channel (LQFP) 10-Bit Successive Approximation A/D
• IEEE Std 1149.1⁽¹⁾ (JTAG) Boundary Scan Logic
• Packages:
  • 144-Terminal Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • 179-Terminal MicroStar BGA™ (Ball Grid Array) (GHH and ZHH Suffixes)
  • 179-Terminal Lead-Free MicroStar BGA™ (Ball Grid Array) (ZHH Suffix)
• 1.2-V Core (108 MHz), 2.7-V - 3.6-V I/Os
• 1.35-V Core (144 MHz), 2.7-V - 3.6-V I/Os
• 1.6-V Core (200 MHz), 2.7-V - 3.6-V I/Os

Company Product Line

 

Certificates




 

Why choosing us

• Located in Shenzhen, the electronic market center of China.
• 100% guarantee components quality: Genuine Original.
• Sufficient stock on your urgent demand.
• Sophisticated colleagues help you solve problems to reduce your risk with on-demand manufacturing
• Faster shipment: In stock components can ship the same day .
• 24 Hours service 

 

Notice:

1. Product images are for reference only.
2. You can contact sales person to apply for a better price.
3.  For more products, Pls do not hesitate to contact our Sales team.