Description
AM3354BZCZA100: MPU AM335x RISC 32-Bit 1000MHz 1.8V/3.3V 324-Pin NF-BGA
Package: BGA-324
Mfr. Part#: AM3354BZCZA100
Mfr.: TI
Datasheet: 
(e-mail or chat us for PDF file)
ROHS Status:
Quality: 100% Original
Warranty: 180 days
The AM335x microprocessors, based on the ARM Cortex-A8 processor, are enhanced with image, graphics processing, peripherals and industrial interface options such as EtherCAT and PROFIBUS. The devices support high-level operating systems (HLOS). Linux® and Android are available free of charge from TI.
The AM335x microprocessor contain the subsystems shown in Figure 1-1 and a brief description of each follows:
The microprocessor unit (MPU) subsystem is based on the ARM Cortex-A8 processor and the PowerVR SGX Graphics Accelerator subsystem provides 3D graphics acceleration to support display and gaming effects.
The Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS) is separate from the ARM core, allowing independent operation and clocking for greater efficiency and flexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocols such as EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos, and others. Additionally, the programmable nature of the PRU-ICSS, along with its access to pins, events and all system-on-chip (SoC) resources, provides flexibility in implementing fast, real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores of SoC.
Key Features
- Up to 1-GHz Sitara™ ARM® Cortex®-A8 32-Bit
RISC Processor
- NEON™ SIMD Coprocessor
- 32KB of L1 Instruction and 32KB of Data Cache
With Single-Error Detection (Parity)
- 256KB of L2 Cache With Error Correcting Code
(ECC)
- 176KB of On-Chip Boot ROM
- 64KB of Dedicated RAM
- Emulation and Debug - JTAG
- Interrupt Controller (up to 128 Interrupt
Requests)
- On-Chip Memory (Shared L3 RAM)
- 64KB of General-Purpose On-Chip Memory
Controller (OCMC) RAM
- Accessible to All Masters
- Supports Retention for Fast Wakeup
- External Memory Interfaces (EMIF)
- mDDR(LPDDR), DDR2, DDR3, DDR3L
Controller:
- mDDR: 200-MHz Clock (400-MHz Data
Rate)
- DDR2: 266-MHz Clock (532-MHz Data Rate)
- DDR3: 400-MHz Clock (800-MHz Data Rate)
- DDR3L: 400-MHz Clock (800-MHz Data
Rate)
- 16-Bit Data Bus
- 1GB of Total Addressable Space
- Supports One x16 or Two x8 Memory Device
Configurations
- General-Purpose Memory Controller (GPMC)
- Flexible 8-Bit and 16-Bit Asynchronous
Memory Interface With up to Seven Chip
Selects (NAND, NOR, Muxed-NOR, SRAM)
- Uses BCH Code to Support 4-, 8-, or 16-Bit
ECC
- Uses Hamming Code to Support 1-Bit ECC
- Error Locator Module (ELM)
- Used in Conjunction With the GPMC to
Locate Addresses of Data Errors from
Syndrome Polynomials Generated Using a
BCH Algorithm
- Supports 4-, 8-, and 16-Bit per 512-Byte
Block Error Location Based on BCH
Algorithms
- Programmable Real-Time Unit Subsystem and
Industrial Communication Subsystem (PRU-ICSS)
- Supports Protocols such as EtherCAT®,
PROFIBUS, PROFINET, EtherNet/IP™, and
More
- Two Programmable Real-Time Units (PRUs)
- 32-Bit Load/Store RISC Processor Capable
of Running at 200 MHz
- 8KB of Instruction RAM With Single-Error
Detection (Parity)
- 8KB of Data RAM With Single-Error
Detection (Parity)
- Single-Cycle 32-Bit Multiplier With 64-Bit
Accumulator
- Enhanced GPIO Module Provides Shift-
In/Out Support and Parallel Latch on
External Signal
- 12KB of Shared RAM With Single-Error
Detection (Parity)
- Three 120-Byte Register Banks Accessible by
Each PRU
- Interrupt Controller Module (INTC) for Handling
System Input Events
- Local Interconnect Bus for Connecting Internal
and External Masters to the Resources Inside the
PRU-ICSS
- Peripherals Inside the PRU-ICSS:
- One UART Port With Flow Control Pins,
Supports up to 12 Mbps
- One Enhanced Capture (eCAP) Module
- Two MII Ethernet Ports that Support
Industrial Ethernet, such as EtherCAT
- One MDIO Port
- Power, Reset, and Clock Management (PRCM)
Module
- Controls the Entry and Exit of Stand-By and
Deep-Sleep Modes
- Responsible for Sleep Sequencing, Power
Domain Switch-Off Sequencing, Wake-Up
Sequencing, and Power Domain Switch-On
Sequencing
- Clocks
- Integrated 15- to 35-MHz High-Frequency
Oscillator Used to Generate a Reference
Clock for Various System and Peripheral
Clocks
- Supports Individual Clock Enable and
Disable Control for Subsystems and
Peripherals to Facilitate Reduced Power
Consumption
- Five ADPLLs to Generate System Clocks
(MPU Subsystem, DDR Interface, USB and
Peripherals [MMC and SD, UART, SPI, I2C],
L3, L4, Ethernet, GFX [SGX530], LCD Pixel
Clock)
| Core Processor |
ARM® Cortex®-A8 |
| Number of Cores/Bus Width |
1 Core, 32-Bit |
| Speed |
1.0GHz |
| Co-Processors/DSP |
Multimedia; NEON™ SIMD |
| RAM Controllers |
LPDDR, DDR2, DDR3, DDR3L |
| Graphics Acceleration |
Yes |
| Display & Interface Controllers |
LCD, Touchscreen |
| Ethernet |
10/100/1000 Mbps (2) |
| SATA |
- |
| USB |
USB 2.0 + PHY (2) |
| Voltage - I/O |
1.8V, 3.3V |
| Operating Temperature |
-40°C ~ 105°C (TJ) |
| Security Features |
Cryptography, Random Number Generator |
| Package / Case |
324-LFBGA |
| Supplier Device Package |
324-NFBGA(15x15) |
| Additional Interfaces |
CAN, I²C, McASP, McSPI, MMC/SD/SDIO, UART |
Company Product Line
Certificates
Product Packing details
Why choosing us
- Located in Shenzhen, the electronic market center of China.
- 100% guarantee components quality: Genuine Original.
- Sufficient stock on your urgent demand.
- Sophisticated colleagues help you solve problems to reduce your risk with on-demand manufacturing
- Faster shipment: In stock components can ship the same day .
- 24 Hours service
Notice:
- Product images are for reference only.
- You can contact sales person to apply for a better price.
- For more products, Pls do not hesitate to contact our Sales team.
Audited Supplier 
(e-mail or chat us for PDF file)
){kind=link}
){kind=link}