| shape: | Flat |
|---|---|
| Conductive Type: | Bipolar Integrated Circuit |
| Integration: | MSI |
| Technics: | Semiconductor IC |
| Application: | Standard Generalized Integrated Circuit |
| Type: | Digital / Analog IC |
| Samples: |
|---|
| Customization: |
|---|
Suppliers with verified business licenses
Audited Supplier PCA9517ADP,118 : Buffer, ReDriver 2 Channel 400kHz 8-TSSOP
Mfr. Part#: PCA9517ADP,118
Datasheet: 
(e-mail or chat us for PDF file)
ROHS Status:
Quality: 100% Original
Warranty: ONE YEAR
|
Product Status
|
Active
|
|
|
Type
|
Buffer, ReDriver
|
|
|
Applications
|
I²C
|
|
|
Input
|
2-Wire Bus
|
|
|
Output
|
2-Wire Bus
|
|
|
Data Rate (Max)
|
400kHz
|
|
|
Number of Channels
|
2
|
|
|
Delay Time
|
-
|
|
|
Signal Conditioning
|
-
|
|
|
Capacitance - Input
|
6 pF
|
|
|
Voltage - Supply
|
2.7V ~ 5.5V
|
|
|
Current - Supply
|
5mA
|
|
|
Operating Temperature
|
-40°C ~ 85°C
|
|
|
Mounting Type
|
Surface Mount
|
|
|
Package / Case
|
8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
|
|
|
Supplier Device Package
|
8-TSSOP
|
|
|
Base Product Number
|
PCA9517
|
The PCA9517A is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9517A enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are overvoltage tolerant and are high-impedance when the PCA9517A is unpowered. The 2.7 V to 5.5 V bus port B drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus port A drivers drive more current and eliminate the static offset voltage. This results in a LOW on the port B translating into a nearly 0 V LOW on the port A which accommodates smaller voltage swings of lower voltage logic. The static offset design of the port B PCA9517A I/O drivers prevent them from being connected to another device that has rise time accelerator including the PCA9510, PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517A (port B), or PCA9518. Port A of two or more PCA9517As can be connected together, however, to allow a star topography with port A on the common bus, and port A can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PCA9517As can be connected in series, port A to port B, with no build-up in offset voltage with only time of flight delays to consider. The PCA9517A drivers are not enabled unless VCC(A) is above 0.8 V and VCC(B) is above 2.5 V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle. The output pull-down on the port B internal buffer LOW is set for approximately 0.5 V, while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the port B I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on port A drives a hard LOW and the input level is set at 0.3VCC(A) to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.
Notice:
Suppliers with verified business licenses
Audited Supplier 
){kind=link}
){kind=link}