| Customization: | Available |
|---|---|
| Conductive Type: | Bipolar Integrated Circuit |
| Integration: | GSI |
|
Still deciding? Get samples of US$ 0.2/Piece
Order Sample
|
| Shipping Cost: | Contact the supplier about freight and estimated delivery time. |
|---|
| Payment Methods: |
|
|---|---|
| Support payments in USD |
| Secure payments: | Every payment you make on Made-in-China.com is protected by the platform. |
|---|
| Refund policy: | Claim a refund if your order doesn't ship, is missing, or arrives with product issues. |
|---|
Suppliers with verified business licenses
Audited Supplier Audited by an independent third-party inspection agency
74HC595PW : Counter Shift Registers 74HC595PW/SOT403/TSSOP16
Mfr. Part#: 74HC595PW
Datasheet: 
(e-mail or chat us for PDF file)
ROHS Status:
Quality: 100% Original
Warranty: ONE YEAR
| Counting Sequence: | Serial to Serial/Parallel |
| Number of Circuits: | 1 Circuit |
| Number of Bits: | 8 bit |
| Package / Case: | TSSOP-16 |
| Logic Family: | HC |
| Logic Type: | CMOS |
| Number of Input Lines: | 1 |
| Output Type: | 3-State |
| Propagation Delay Time: | 175 ns, 35 ns, 30 ns |
| Supply Voltage - Min: | 2 V |
| Supply Voltage - Max: | 6 V |
| Minimum Operating Temperature: | - 40 C |
| Maximum Operating Temperature: | + 125 C |
| Packaging: | Reel |
| Packaging: | Cut Tape |
| Function: | Shift Register |
| Mounting Style: | SMD/SMT |
| Number of Output Lines: | 3 Line |
| Operating Supply Voltage: | 2 V to 6 V |
| Product Type: | Counter Shift Registers |
| Factory Pack Quantity: | 2500 |
| Subcategory: | Logic ICs |
| Width: | 4.5 mm |
| Part # Aliases: | 935188520118 |
| Unit Weight: | 0.005997 oz |
The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input (OE) is LOW. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Certificates
Product Packing details
Why choosing us
Notice:
){kind=link}